A gate having two inputs (A and B) and one output (Y) is implemented using a 4-to-1 multiplexer as shown in the figure below. A₁ (MSB) and A₀ are the control bits and I₀ - I₃ are the inputs to the multiplexer. The gate is

Keep practicing — related questions

• Consider the following multiplexor where 10, 11, 12, 13 are four data input lines selected by two address l...
• What are the minimum number of 2 to 1 multiplexers required to generate a 2 input AND gate and a 2 input EX...
• The output of XOR gate is 1, when both inputs are
• For the circuit shown in the following, I0 - I3 are inputs to the 4 : 1 multiplexers, R (MSB) and S are con...
• The output of AND gate is 1 when both inputs are
• The combinational circuit given below is implemented with two NAND gates. To which of the following individ...
• A multiplexer with a 4-bit data select input is a
• Let A and B be any two arbitrary events then which one of the following is true?