In which memory design, the communication between CPU and cache is through a separate bus, and is isolated from the main system bus?
Reveal answer
Fill a bubble to check yourself
In which memory design, the communication between CPU and cache is through a separate bus, and is isolated from the main system bus?