Digital Systems and Microprocessors
Digital Systems and Microprocessors
Questions
Question 1 Multiple Choice (Single Answer)
In which memory design, the communication between CPU and cache is through a separate bus, and is isolated from the main system bus?
- Look through design
- Look aside design
- Write through
- Write back
- Write once
Question 2 Multiple Choice (Single Answer)
Which of the following contains the address of an instruction to be fetched?
- Program counter
- Instruction register
- Memory address register
- I/O address register
- I/O buffer register
Question 3 Multiple Choice (Single Answer)
Which of the following consists of the access time along with any additional time required, before a second access can commence?
- Cycle time
- Access time
- Transfer rate
- Sequencial
- Direct
Question 4 Multiple Choice (Single Answer)
In which mode, the effective address of the operand is the contents of a register or memory location whose address appears in the instruction?
- Direct Addressing Mode
- Immediate Addressing Mode
- Synchronous
- Asynchronous
- Indirect Addressing Mode
Question 5 Multiple Choice (Single Answer)
Which of the following divides the system into a number of modules and arrange them so that successive words in the address space are placed in different modules?
- Direct mapping
- Asociative mapping
- Set associative mapping
- Cache memory
- Memory interleaving