Memory chip accepts the data bit at the input and loads it in by WR, and outputs data bit at output by RD. So, both output and input remain connected to the bus where tristate nature is required. So, these buffers are required at both input and output.