aliensbrain
  • Home
  • Study
  • Quizzes
  • 🎤AI Practicefree
  • Notebooks
  • Community
  • Sign in
  • Computer Science (GATE Exam) 2006 - Previous Question Paper Solution
  • You are given a free running clock with a duty cycle of 5...
Multiple choice

You are given a free running clock with a duty cycle of 50% and a digital waveform f which changes only at the negative edge of the clock. Which one of the following circuits (using clocked D flip-flops) will delay the phase of f by 180°?

Reveal answer Fill a bubble to check yourself
B Correct answer
Explanation

Keep practicing — related questions

  • If a level clock is applied to a negative edge-triggered D flip-flop having 1 at D input, then what is the ...
  • Consider the following circuit with initial state Q0 = Q1 = 0. The D flip-flops are positive edged triggere...
  • Consider the following circuit involving three D-type flip-flops used in a certain type of counter configur...
  • For each of the positive edge-triggered J - K flip flop used in the following figure, the propagation delay...
  • By which of the following factors, will 'n' flip-flop divide the clock frequency?
  • If the worst case propagation delay in a 4 bit synchronous counter is 10 msec, which will give correct dela...
  • Consider the following circuit involving a positive edge triggered D -FF. ![](https://i.imgur.com/Adqv5SO.p...
  • Consider the following circuit involving a positive edge triggered D FF. Consider the following timing diag...
Play the full quiz 🎤 Practise this topic out loud

Practice this topic

  • Digital Logic and Microprocessors (749 questions)
Advertisement
© Aliensbrain | all rights reserved
  • About
  • Contact
  • Terms and Condition
  • Privacy Policy