Consider the following circuit with initial state Q0 = Q1 = 0. The D flip-flops are positive edged triggered and have set up times 20 nanosecond and hold times 0.
Consider the following timing diagrams of X and C ; the clock of C 
40 nanosecond. Which one is the correct plot of Y
Reveal answer
Fill a bubble to check yourself
