Hardware test at SPU and SPM restart is provided for boards SPB21,SPb3

technology embedded technologies

  1. All SPM SDRAM tested

  2. The cache memory is enabled during all other tests and thus indirectly tested

  3. both a and b

  4. Ethernet communication controller

  5. both a and d

Show answer
Correct Option: C

Find more quizzes: