Computer Organization & Architecture - GATE Previous Year Questions

Casual Mode - Take your time!

1 / 20
Correct
0
Incorrect
0
Score
0%
Multiple Choice

Consider an array multiplier for multiplying two n bit numbers. If each gate in the circuit has a unit delay, the total delay of the multiplier is

  1. O (1)
  2. O (log n)
  3. O (n)
  4. O (n2)
Change Mode