Alien head

Computer Architecture

Description: This test consists of questions related to Computer Organisation and Architecture for Information Technology. Candidate get sectional test of computer Architecture to prepare for entrance exams
Number of Questions: 15
Created by:
Tags: CS gate computer CA practice Test Computer Architecture Test CA Test CA Preparation Test Online CA CS practice test Computer Architect
Attempted 0/15 Correct 0 Score 0

Which of the following pipelines consist of multiple arithmetic units?

  1. Graphic pipelines

  2. Software pipelines

  3. Instruction pipelines

  4. Both (2) and (3)

  5. None of these


Correct Option: A
Explanation:

Yes, graphic pipelines have multiple arithmetic units to implement the various graphics operations like window clipping, projection and rendering etc.

Which of the following is not applicable to pipeline?

  1. Pipeline divides datapath into nearly equal tasks, to be performed serially.

  2. It requires non-overlapping resource.

  3. Pipelines are used to synchronise tasks.

  4. Pipelines are used to break each instruction down into a fixed number of tasks.

  5. None of these


Correct Option: E
Explanation:

All are the correct assumptions in accordance to pipelines.

What will be the performance ratio if the single-cycle time is 40 ns and the pipeline time is 12?

  1. 0.33

  2. 0.57

  3. 2.5

  4. 5.2

  5. None of the above


Correct Option: A
Explanation:

Performance ratio = single-cycle time/pipeline time = 40/12 = 0.33.

Which of the following is/are the true statements?

  1. Cache memory is faster than main memory.

  2. Cache memory stores data for temporary use.

  3. Cache memory consumes less access time as compared to main memory.

  4. All of the above

  5. Only (1) and (3) are true


Correct Option: D
Explanation:

All of the are true statement about Cache memory.

Which of the following register points to a memory location in read/write memory is known as stack?

  1. Program Counter (PC)

  2. Stack Pointer (SP)

  3. Storage registers

  4. Flags

  5. None of these


Correct Option: B
Explanation:

Yes, Stack Pointer (SP) points to a memory location in read/write memory known as stack. It is known as memory pointer.

Which of the following registers points to memory address from which the next byte is to be fetched?

  1. Stack Pointer (SP)

  2. Program Counter (PC)

  3. Storage registers

  4. Both (1) and (2)

  5. None of these


Correct Option: B
Explanation:

Yes, PC points to memory address from which the next byte is to be fetched. It is used to manage the sequence of the execution of instruction.

Which of the following types of memory comes under the category of internal memory?

  1. Cache memory

  2. Main memory

  3. Optical disk

  4. All of the above

  5. Both (1) and (2)


Correct Option: E
Explanation:

Yes, these come under the category of internal memory.

In which of the following addressing mode, the address of the operand is given in the instruction and data is available in the memory location which is provided in instruction?

  1. Index addressing mode

  2. Relative addressing mode

  3. Direct addressing mode

  4. Indirect addressing mode

  5. None of the above


Correct Option: C
Explanation:

In this mode, address of the operand is given in the instruction and data is available in the memory location which is provided in instruction.

Which of the following is/are false about virtual memory?

  1. It allows multiple programs to share the same physical memory.

  2. It allows programmers to write code as though they have a very large amount of main memory.

  3. Virtual memory automatically handles bringing in data from disk.

  4. All of the above

  5. None of these


Correct Option: C
Explanation:

This is an incorrect statement as virtual memory is not responsible for this task. Virtual memory is neither a control program nor a control device.

Which of the following are the tasks of a microprocessor?

  1. It communicates with peripherals devices.

  2. It is used to provide timing signal.

  3. It is used to perform computer tasks as specified by the instructions in memory.

  4. All of the above

  5. Only (1) and (3)


Correct Option: D
Explanation:

Yes, all of the above are the tasks of microprocessor.

Which of the following logic gates is also known as inverter?

  1. NOT gate

  2. AND gate

  3. NOR gate

  4. XOR gate

  5. XNOR gate


Correct Option: A
Explanation:

NOT gate is also known as inverter as it has a single input with simple behaviour and if the input is true, then the output will be false and vice-versa.

Which of the following memories acts as a buffer between the CPU and main memory?

  1. Direct access memory

  2. Cache memory

  3. Auxiliary memory

  4. Serial access memory

  5. None of these


Correct Option: B
Explanation:

Cache memory is used to hold those parts of the data and programs that are most frequently used by CPU and it acts as a buffer between the CPU and main memory.

Which of the following addressing modes provides direct data to the operand and moves the data in accumulator?

  1. Index addressing mode

  2. Relative addressing mode

  3. Direct addressing mode

  4. Indirect addressing mode

  5. Immediate addressing mode


Correct Option: E
Explanation:

In this mode, the operand gets the direct data and the data moves in accumulator.

Which of the following addressing modes is used to determine the effective address by adding the content of the program counter to the address part of the instruction?

  1. Index addressing mode

  2. Relative addressing mode

  3. Direct addressing mode

  4. Indirect addressing mode

  5. Immediate addressing mode


Correct Option: B
Explanation:

In the relative addressing mode, effective address is determined by adding the content of the program counter to the address part of the instruction.

In which of the following addressing modes, the instruction specifies a memory location which contains the address of the operand?

  1. Index addressing mode

  2. Relative addressing mode

  3. Direct addressing mode

  4. Indirect addressing mode

  5. None of these


Correct Option: D
Explanation:

In this mode, the instruction specifies a memory location which contain the address of the operand.

+ View questions