Each bit position in a parallel adder requires exactly one full adder to handle that bit's addition including carry-in and carry-out. For m bits, we need m full adders. The least significant bit could use a half adder, but a full adder with carry-in=0 provides uniform design.