In which of the following circuits, the high-to-low transition of the comparators's output will cause the shift register to load whatever binary count is being output by the counter, thus updating the ADC circuit's output?
Reveal answer
Fill a bubble to check yourself