Which of these is a hardware interrupt that may be ignored by setting a bit in an interrupt mask register's bit-mask?
Reveal answer
Fill a bubble to check yourself
Which of these is a hardware interrupt that may be ignored by setting a bit in an interrupt mask register's bit-mask?