RISC (Reduced Instruction Set Computing) is a CPU design strategy that uses a small, highly optimized set of instructions rather than a more specialized set of instructions. RISC architectures emphasize simple instructions that can execute quickly in a single cycle, improving performance through simplification rather than complexity.