Design of a simple hypothetical CPU