Instruction set architecture of a CPU