Verilog code realization

---